| structure.py   |   |   | bitcontainer.py   |   |   | fsm.py   |
|--|---|---|---|---|---|--|
| a = Signal()<br>b = Signal(2)<br>c = Signal(max=23)<br>d = Signal(reset=1)<br>e = Signal(4, reset less=True)   |   | <pre>bits_for(n)</pre>  | → Return<br>the valu  | ns how many bits are need to hold<br>ue n                                       | <pre>fsm = FSM(reset_state="START") self.submodules += fsm</pre>  |  |
|  |   |   | log2_int(n)   | → Returns the power to which the number<br>must be raised to obtain the value n |   | <pre>fsm.act("MYSTATE",</pre>                                      |
| <pre>f = Signal.like(c) g = f.nbits</pre>  |   |   | <pre>value_bits_sign(s)</pre>   | → Returns a tupple (nb_bits, sign) of given signal                              |   | <pre># assignment1,<br/># assignment2,<br/>)</pre>                 |
| ClockSignal("sys") $\rightarrow$ Returns the clock signal of a given clock domain  |   |   |   |   | <pre>NextState("MYSTATE1")</pre>  |  |
| ResetSignal("sys")   | ) → Returns the reset signal of a given   |   | decorator.py  |   | <pre>fsm.act("MYSTATE",</pre>   |  |
| Mux(sel, val1, val0)   | <pre>clock domain</pre> → Multiplex between two values. Output  |   | <pre>@CEInserter CEInserter()(module)</pre>   |   | → Add Clock Enable signal to a<br>module  | )  |
|  | vall is sel asserted else val0.   |   | <pre>@ResetInserter<br/>ResetInserter()(module)<br/>ClockDomainsRenamer()(module)</pre> |   | → Add Reset signal to a module<br>(independant from clock domain<br>reset)                              | <pre>fsm.act("MYSTATE",</pre>                                      |
| Cat(a, b,) → Form a compou<br>smaller ones by<br>argument occupi<br>result.  |   | und value from several<br>y concatenation. The first<br>ies the lower bits of the   |   |   |   |  |
|  |   | pres the tower bres of the  |   |   | $\rightarrow$ Change clock domain of a module   | )  |
| <pre>If(a, → Conditional execution     b.eq(1)</pre>   |   | execution of statements   |   |   | <pre>fsm.ongoing("MYSTATE")</pre>   |  |
| ).Elif(C,<br>b.eq(0)<br>).Else(  |   |   | resetsync.py  |   |   | <pre>fsm.before_entering("MYSTATE")</pre>                          |
| b.eq(d)  |   |   | AsyncResetSynchronizer  | r(Special) → Connects a synchronized rese                                       |   |  |
|  | <b>D</b> <sup>1</sup> · · · ·   |   |   |   | ClockDomain   | <pre>fsm.before_leaving("MYSIALE")</pre>                           |
| Case(a, {<br>0 : b.eq(1),<br>3 : c.eq(0)   | → Dictionary of cases. Selector value<br>used to decide which block to execute.                       |   |   |   | <pre>fsm.after_entering("MYSTATE")</pre>  |  |
| 5 : b.eq(d),<br>5 : b.eq(d),<br>"default": b.eq(0),  |   |   | cac.py  |   | fsm after leaving("MYSTATE")  |  |
| })   | Denmananta  | lists of other chiests that   | MultiReg(Special)   | Reg(Special) → Signal synchronization   |   |  |
| Array([a,b,c,])  | → Represents<br>can be indexe   | d by FHDL expressions   | PulseSynchronizer(Module)   | ule) → S  | → Signal synchronization of a pulse   | <pre>fsm.delayed_enter("STATE1", "STATE2</pre>                     |
| ClockDomain()  | → Creation of a synchronous domain  |   |   |   | relatively slow clock domain  |  |
| Constant() → Represents a constant, HDL literal integer. Thus, it supports slicing and can have a bit width different from what isimplied by the value it represents |   | GrayCounter(Module)   | → 1<br>on1<br>val   | The Gray code outputs differ in<br>Ly one bit for every two successive<br>Lues  | specials.py   |  |
|  |   | the value it represents   | <pre>ElasticBuffer(Module)</pre>  | → ]   | Implementation of an elastic buffer   | TSTriple(size)   |
| misc.py  |   |   | Gearbox(Module)   | → ]   | Implementation of a Gearbox   |  |
| aa = Signal(8)   |   | → Makes cc equal to aa <<<br>bb.  |   |   |   | Tristate(target, o, oe, i)   |
| bb = Signal(3)<br>cc = Signal(64)  | 3) bb is expressed as a<br>64) multiple of aa size.<br>Value aa is displaced at<br>position bb in cc. |   | coding.py   |   |   |  |
| displacer(aa, bb, cc)  |   |   | Encoder(Module)   | → Er  | code one-hot to binary  |  |
| aa.eq(0xAA)<br>bb.eq(2)  |   |   | PriorityEncoder(Module  | e) → En   | code one-hot with priotity to   |  |
| → cc is 0x000000000AA0000  |   |   | Decoder(Module)   | → Bi  | nary to one-hot   | din = Signal(32)<br>dout = Signal(32)                              |
| aa = Signal(64)→ Makes cc equal the valuebb = Signal(3)of it's size choosen in aacc = Signal(8)at index bb.  |   | → Makes cc equal the value  | PriorityDecoder(Module  | e) → Bi   | nary to one-hot   | <pre>dlnout = Signal(32) self specials += Instance("custom c</pre> |
|  |   | of it's size choosen in aa at index bb.   |   |   | p_DATA_WIDTH = 32,<br>i din = din,  |  |
| Chooser(aa, bb, cc)  |   | io.py   |   |   | o_dout = dout,<br>io_dinout = dinout  |  |
| aa.eq(0xAABBCCDD11223344)<br>bb.eq(2)  |   |   | DifferentialInput(Spe   | ec → Ins  | tanciate a vendor specific  | )  |
| → cc is 0x33   |   | 10()  | uine  |   |   |  |
| <pre>timeline(start, [</pre>   |   | → Execute statement in a  | DifferentialOutput(Spe cial)  | oe → Ins<br>diffe   | → Instanciate a vendor specific<br>differential output  |  |
| <pre>(t0,<br/>[assignment1,assignment2,]),<br/>(t1,<br/>[assignment3,assignment4,]),</pre>   |   | <pre>timely manner. Sequencing starts when start condition is true. Then at each point in time (t0, t1,) expressed as clock count, correspondings assignments are made.</pre> | DDRInput(Special)   | → Ins   | tanciate a vendor specific double   | Memory(width denth init)   |
|  |   |   |   | data  | data rate input   |  |
|  |   |   | DDROutput(Special)  | → Ins   | tanciate a vendor specific double   | mem = Memory(32, 128)  |
| WaitTimer(Module)  |   | → Take a number (n) of  |   | uard  |   | <pre>port = mem.get_port() self.specials += mem, port</pre>        |
|  |   | When signal wait is<br>asserted, signal done  | CRG(Module)   | → Sim<br>Creat  | ple Clock and Reset Generator.<br>es sys clock domain, assign given<br>ignal Generates a Power On Poset |  |
|  |   | become active after (n)<br>period of clock.   |   | ULK S   | ryndt, Generates a rower ON Reset   |  |
|  |   |   |   |   |   |  |



|       | → Create a FSM (reset_state is optional)  |
|-------|---|
|       | → Add a state with statements   |
|       | → Assign next state   |
|       | → Synchronous statement inside a given state,<br>equivalent to self.sync += a.eq(b) when the FSM is<br>in the given state.  |
|       | → Combinatorial statements of form a.eq(b) are<br>equivalent to self.comb += a.eq(b) when the FSM is<br>in the given state. Outside this state, if not<br>stated, a.eq(0) |
|       | $\rightarrow$ Returns a signal that has the value 1 when the FSM is in the given state, and 0 otherwise   |
|       | $\rightarrow$ Returns a signal that has the value 1 during the clock cycle before entering the given state  |
|       | $\rightarrow$ Returns a signal that has the value 1 during the clock cycle before leaving the given state   |
|       | $\rightarrow$ Returns a signal that has the value 1 during the clock cycle after entering the given state   |
|       | $\rightarrow$ Returns a signal that has the value 1 during the clock cycle after leaving the given state  |
| elay) |   |

| fifo.py                   |  |  |  |  |
|---------------------------|--|--|--|--|
| SyncFIFO(Module)          | → Implementation of a synchronous FIFO. Read and<br>write interfaces are accessed from the same clock<br>domain. If different clock domains are needed, use<br>AsyncFIFO |  |  |  |
| SyncFIFOBuffered(Module)  | → Registered FIFO output. Improves timing when it<br>breaks due to sluggish clock-to-output delay.<br>Increases latency by one cycle.                                    |  |  |  |
| AsyncFIF0(Module)         | → Read and write interfaces are accessed from<br>different clock domains, named `read` and `write`.<br>Use ClockDomainsRenamer to rename to other names.                 |  |  |  |
| AsyncFIF0Buffered(Module) | → Registered FIFO output. Improves timing when it<br>breaks due to sluggish clock-to-output delay.<br>Increases latency by one cycle.                                    |  |  |  |

## **Migen Cheat Sheet**



## https://m-labs.hk/gateware/migen/

| record.py  |  |  |  |  |
|--|--|--|--|--|
| → Create a Record. Size is an int, sublayout must<br>be a list. A layout is an equivalent of a C<br>structure. It's a collection of signals.   |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
| $\rightarrow$ Gives the len (in bits) of the layout  |  |  |  |  |
| $\rightarrow$ Get the layout of a named entry in a layout  |  |  |  |  |
| $\rightarrow$ Returns a list of all signals contained in the record  |  |  |  |  |
| → Returns a signal of len equals to layout_len.<br>This signal is a flatten representation of all<br>Record's bits.  |  |  |  |  |
| → Connect signals of a given records. Direction<br>depend of direction defined in the layout.<br>Here, this is equivalent to m.b.eq(s.b) and<br>s.a.eq(m.a).<br>Signal can be omitted during connection (omit) or<br>all omitted except kept signals (keep). |  |  |  |  |
|  |  |  |  |  |



→ A triplet (0, 0E, I) defining a tri-state I/O port. Such objects are only containers for signals that are intended to be later connected to a tri-state I/O buffer, and cannot be used as module specials

→ Instance of a tri-state I/O buffer. Signals target, o and i can have any width, while oe is 1-bit wide. The target signal should go to a port and not be used elsewhere in the design.

 $\rightarrow$  Add an external Verilog or VHDL module to the design.

The first parameters of the Instance is the Module's name followed by the parameters and ports of the Module.

Prefixes are used to specify the type of interface:

p\_ for a Parameter i\_ for an Input port o\_ for an Output port io\_ for a Bi-Directional port

 $\rightarrow$  Instance of an on-chip SRAM. The width is the number of bits in each word, the depth is the number of words in the memory and an optional list of integers used to initialize the memory.

To access the memory in hardware, ports can be obtained by calling the get\_port method. A port always has an address signal a and a data read signal dat\_r. Other signals may be available depending on the port's configuration.