Memories

- Usage of Memories
 - Addressable memories
 - FIFO
 - Stream FIFOs
- Workshop

Franck Jullien

@fjullien06
https://github.com/fjullien



V1.

Memories – addressable RAM/ROM

```
class Memory(Special):
    def __init__(self, width, depth, init=None, name=None):
```

```
get_port(self,
    write_capable = False,
    async_read = False,
    has_re = False,
    we_granularity = 0,
    mode = WRITE_FIRST,
    clock_domain = "sys"
```

Memories – example

```
mem = Memory(32, len(init_data), init=init_data)
self.rport = rport = mem.get_port(write_capable=False)
self.wport = wport = mem.get_port(write_capable=True)
self.specials += mem, rport, wport
```

Interface:

- rport.adr, rport.dat_r
- wport.adr, wport.dat_w, wport.dat_r, wport.we

Memories – addressable RAM/ROM









Port will have a **re** signal to allow output data update (only in synchronous mode) if **True**









dat_r changes as soon as adr changes





During a write, the previous value is read





The written value is returned



Memories – FIFOs

- SyncFIFO → Same clock on both sides
- SyncFIFOBuffered → Same as SyncFIFO but uses synchronous output
- ► AsyncFIFO → Different clocks on both sides
- AsyncFIFOBuffered
 → Same as AsyncFIFO but uses synchronous output

They are Modules and must be added as submodules

Memories – FIFOs

- Parameters:
 - width \rightarrow data width in bits
 - depth \rightarrow number of data words
 - fwft \rightarrow First Word Fall Through (only for SyncFIFO)
- Interfaces:
 - din \rightarrow data input
 - we → write enable
 - writable \rightarrow '1' if the fifo is not full
 - dout → data output
 - re \rightarrow read enable
 - readable \rightarrow '1' if the fifo is not empty
 - level → number of unread entries
 - replace \rightarrow replaces the last entry written into the FIFO

Memories – SyncFIFO



Memories – SyncFIFO



Memories – SyncFIFOBuffered



Memories – AsyncFIFO



Memories – AsyncFIFOBuffered def test write(dut): for i in range(5): yield vield from dut.write(0x11223344) yield from dut.write(0xaabbccdd) yield from dut.write(0x12345678) for i in range(30): vield def test read(dut): for i in range(60): vield yield from dut.read() yield from dut.read() yield from dut.read() Same as AsyncFIFO with for i in range(30): vield one extra cycle def main(): dut = AsyncFIF0Buffered(width=32, depth=64) dut = ClockDomainsRenamer({"write": "sys", "read" : "oclk"})(dut) generators = { "sys" : test write(dut), "oclk" : test read(dut) } run simulation(dut, generators, clocks={"sys": 1e9/10e6, "oclk" : 1e9/50e6}, vcd name="sim.vcd") Signals Waves Time 400 ns 500 ns 600 ns 700 ns 800 ns 900 ns 1 us 1100 ns 1200 ns 1300 ns 146 ____ sys clk=1 asyncfifo din[31:0]=12345678 00000000 11223344 AABBCCDD 12345678 asyncfifo we=0 asyncfifo writable=1 oclk clk=1 11223344 AAB+ 123+ 00000000 dout[31:0]=00000000 00000000 readable =0 re =0

Memories – Stream FIFO

- stream.SyncFIFO, stream.AsyncFIFO
- Sync/AsyncFIFOBuffered variant replaced by a parameter
- Data width is replaced by layout
- Ready/Valid signals replace readable/writable
 - Sink \rightarrow Ready while there is free space
 - Source \rightarrow Valid when the FIFO not empty

They are Modules and must be added as submodules

Memories – SyncFIFO from litex.soc.interconnect import stream lavout test = [("test1", 16), The FIFO is full. ("test2", 8) sink.ready goes low def test write(dut): #... def test read(dut): #... When the source gets def main(): the ready signal dut = stream.SyncFIFO(layout test, depth=8) data can be extracted generators = $\{$ "sys" : [test write(dut), test read(dut)] From the FIFO run simulation(dut, generators, clocks={"sys": 1e9/10e6}, vcd name="sim.vcd") Signals Waves 1 us Time sys clk=1 sink payload test1[15:0] =708D 0+ A06D 4A7B 5A6A E37C 74C9 C8D2 3DA8 FF2B CABF D105 F1A1 55AD 3910 sink payload test2[7:0]=55 00 39 84 A8 X4F 4E XCC DO E1 192 97 80 **9**C 62 sink ready=1 sink valid=1 source payload test1[15:0] =F1A1 0000 A06D 4A7B 5A6A E37C 74C9 C8D2 source payload test2[7:0] =80 00 39 4F 84 4E CC A8 source ready=1 source valid=1 level[3:0]=6 ſΪ 2 4 15 8 7 6 ľз 6 7

Memories – AsyncFIFO



Workshop – extra 1



- Create a stream clocked at 150MHz
- Data from an initialized memory
- Data can be updated from a writer port