# Introduction to digital design with Migen and Litex

# **Franck Jullien**

Øfjullien06
https://github.com/fjullien



V1.0

## What are we going to talk about ?

- Description of FPGAs
- Digital design challenges
- Migen: introduction and workshops
- LiteX: introduction and workshops
- LiteX: advanced topics

# **Digital Design – Base elements**

Hardware consist of a few simple building blocks



A Scientist's Guide to FPGAs – Alexander Ruede – iCSC 2019

# **Digital Design – Truth table**



Α	В	С	Е
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

# **Digital Design – 8 bits adder**

#### Design of an 8 bits adder



#### Design of an 8 bits counter



#### Design of an 8 bits counter



#### Design of an 8 bits counter



We have a infinite loop (combinatorial loop) !!

We need a way to save the previous result and slow down the counter.

#### Design of an 8 bits counter



We need a way to save the previous result (a **register**) and slow down the counter (a **clock**).

# **Digital Design – Base elements**

#### Hardware consist of a few simple building blocks



A Scientist's Guide to FPGAs – Alexander Ruede – iCSC 2019

# **Digital Design – LUT**



Α	В	С	Е
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

ADDR	DATA
000	0
001	0
010	0
011	1
100	0
101	1
110	0
111	1

#### **Anatomy of FPGAs - CLB**

#### FPGA are made of Configurable Logic Block (CLB)

(Also "logic cell" or "logic element")

- LUT configuration is flexible
- D-type flip-flops configuration is flexible
- Flip-flops can take input from outside the CLB or from the LUT



Simplified example CLB with one 4-input LUT and one flip-flop

A Scientist's Guide to FPGAs – Alexander Ruede – iCSC 2019

# **Anatomy of FPGAs** - SLICE example (Xilinx)



COLLSHADE - Introduction to digital design with Migen and Litex – v1.0

13

#### **Anatomy of FPGAs** - Matrix

- CLB: Configurable Logic Block
- PIC: Programmable Interconnect
- IOB: Input-Output Block [1]
- Clock Management [2]
- Hardened Cores



A Scientist's Guide to FPGAs – Alexander Ruede – iCSC 2019

Programming a FPGA is configuring its interconnection matrix and basic blocks (IOB, CLB,...)

# [1] ug471\_7series\_SelectIO.pdf [2] ug472\_7series\_Clocking.pdf

## **Anatomy of FPGAs** - Hardened cores

Hardened Cores (Also called "IP cores")

Specialized tasks (e.g. multiplication) take up a lot of logic cells

Hardened cores in silicon for more effective use of resources

Typical cores found in modern FPGAs:

- Memory (Block RAM [1])
- DSP blocks
- Clocking (Programmable PLL)
- Communication interfaces (e.g. PCIe)
- Serializer/Deserializer (SerDes)
- CPU



Exemplary DSP block with multiplier, accumulator and pipeline stages

A Scientist's Guide to FPGAs – Alexander Ruede – iCSC 2019

#### [1] ug473\_7Series\_Memory\_Resources.pdf

#### **Anatomy of FPGAs** - **Classical Design Flow**

- Create an FPGA design is:
  - Describing the interface between the FPGA and the electronic board
     → Configuration of IOB
  - Describing the modules (Adder, Multiplier, CPU, FFT,etc...) and how to connect them together.
  - Transforming this description (RTL) in a machine description called bitstream (LUT's configuration, Interconnection Matrix's configuration, etc...)
    - → Configuration of LUTs, PIC

#### **Anatomy of FPGAs** - **Classical Design Flow**



A Scientist's Guide to FPGAs – Alexander Ruede – iCSC 2019

#### **Anatomy of FPGAs** - Classical Design Flow



#### **Anatomy of FPGAs** - What we've learnt

- FPGA are made of configurable logic blocks and dedicated blocks surrounded by I/Os, interconnected by a switch matrix
- Programming the FPGA is basically writing values into LUTs and configuring the interconnection matrix
- The hardware description is translated into a netlist by the synthesizer
- The P&R finds the best locations for the primitives and interconnects the components
- Software / CPU specify a sequence of instructions
- HDL / FGPA describe structure and behavior of digital components

#### Anatomy of FPGAs - FPGA vs CPLD

#### **FPGA**

 Configuration is volatile. Bitstream is stored in an external memory (SPI flash) and loaded.

 $\rightarrow$  Delay of several milliseconds at power ON.

- Variety of on-die dedicated hardware such as Block RAM, DSP blocks, PLL, DCMs, Memory Controllers, Multi-Gigabit Transceivers
- PCB cost much higher (BGA, multiple voltage rails, external SPI flash)

#### CPLD

- Bitstream is stored in flash memory.
   → Instant ON
- Very small amount of logic resources
- No on-die hard IPs available (RAM, PLL,...)
- Only one voltage rail
- Available in TQFP package

# Agenda

# Description of FPGAs

# Digital design challenges

- Migen: introduction and workshops
- LiteX: introduction and workshops
- LiteX: advanced topics

## **Flip-Flops - Description**

There are a few different types of flip-flops (JK, T, D) but the one that is used most frequently is the D Flip-Flop.

Sequential logic operates on the transitions of a clock. When a Flip-Flop sees a rising edge of the clock, it registers (copy and hold) the data from the Input D to the Output Q.

Flip-flops are the main components in an FPGA that are used to keep the state inside of the chip.



# **Flip-Flops – Timing considerations**

Because of the construction of a flip-flop [1], the input must be held steady in a period around the rising edge of the clock.

Setup time is the minimum amount of time the data input should be held steady before the clock event, so that the data is reliably sampled by the clock.

Hold time is the minimum amount of time the data input should be held steady after the clock event, so that the data is reliably sampled by the clock.



[1] https://www.edn.com/understanding-the-basics-of-setup-and-hold-time/

#### **Flip-Flops – Metastability**

If setup and hold time are not respected, flip-flops are subject to a problem called metastability

The result is that the output may behave unpredictably, taking many times longer than normal to settle to one state or the other, or even oscillating several times before settling.



#### https://youtu.be/5PRuPVIjEcs

#### Three main reasons for metastability problem (1/3)

An external signal (user input) is read inside the FPGA:



## Three main reasons for metastability problem (1/3)

An external signal (user input) is read inside the FPGA:



## Three main reasons for metastability problem (2/3)

Too much logic (delay) between flip-flops (setup violation):



## Three main reasons for metastability problem (2/3)

Too much logic (delay) between flip-flops (setup violation):



# Three main reasons for metastability problem (3/3)

Multiple clock domains



Because clk\_A and clk\_B are asynchronous, A can change anytime with regards to clk\_B rising edge.

#### Who is responsible ?

You are responsible for this. Designers must prevent *timing* problems:

- External asynchronous signals must be handled properly with synchronizers,
- when using multiple clock domains, use proper *clock domain crossing* (CDC) circuits,
- look at static timing analysis report from your synthesis tool and take care (at least evaluate) of every (most) warnings.

# Synchronizer

Use a sequence of registers in the destination clock domain to resynchronize the signal to the new clock domain.

Allows additional time for a potentially metastable signal to resolve to a known value before the signal is used in the rest of the design.



## **Clock Domain Crossing**

Used when transferring datas (busses) across clock domain boundaries.

Two methods:

- Control based data synchronizers
- FIFO based data synchronizers

#### **Control based data synchronizers**

The enable signal is responsible to inform the receiving domain that data is stable and ready to be captured.



Control based data synchronizer has limited bandwidth.

#### **FIFO based data synchronizers**

Data is pushed into the FIFO with transmitter clock and pulled out from FIFO with receiver clock.



#### **Static Timing Analysis**

- Performed by the implementation tool
- Needs constraints (SDC files)
- Verify every path and detect potential failures at every corners
- Gives Fmax

# Constrain clock port clk with a 10-ns requirement create clock -period 10 [get ports clk]

# Set a false-path between two unrelated clocks
set false path -from [get clocks clk] -to [get clocks clkA]

## **Static Timing Analysis**

- Performed by the implementation tool
- Needs constraints (SDC files)
- Verify every path and detect potential failures at every corners
- Gives Fmax

Maximum possibl Clock Name pll0_clkout0	e analyzed cloc Period (ns) 9.806	ks frequency Frequency (MHz) 101.978	Edge (R-R)			
Geomean max period: 9.806						
Launch Clock pll0_clkout0	Capture Clock pll0_clkout0	Constraint (ns) 10.000	Slack (ns) 0.194	Edge (R-R)		
# **Static Timing Analysis**

Maximum possible	analyzed clocks	frequency	
Clock Name	Period (ns)	Frequency (MHz)	Edge
axi_clk	15.987	62.551	(R-R)
mipi_pclk	7.077	141.293	(R-R)
px_clk	12.711	78.671	(R-R)

Geomean max period: 11.288

Setup (Max) Clo	ck Relationship			
Launch Clock	Capture Clock	Constraint (ns)	Slack (ns)	Edge
axi_clk	axi_clk	12.500	-3.487	(R-Ř)
mipi_pclk	mipi_pclk	20.000	12.923	(R-R)
px_clk	px_clk	13.468	0.757	(R-R)
Hold (Min) Cloc	k Relationship			
Launch Clock	Capture Clock	Constraint (ns)	Slack (ns)	Edge
axi clk	axi clk	0.000	0.086	(R-R)
mipi pclk	mipī pclk	0.000	0.184	(R-R)
px_clk	px_clk	0.000	0.307	(R-R)

# **Static Timing Analysis**

#### 

Path Begin	:	main videocapture gain output x[2]~FF CLK
Path End	:	main videocapture rawtorgb r bayer 11 01 0P 0[6]~FF D
Launch Clock	:	axi clk (RISE)
Capture Clock	:	axi clk (RISE)
Slack	:	-3.487 (required time - arrival time)
Delay	:	15.468

Logic Level : 8

# Agenda

- Description of FPGAs
- Digital design challenges
- Migen: introduction and workshops
- LiteX: introduction and workshops
- LiteX: advanced topics

# Agenda

- Migen: introduction and workshops
  - Concepts, Modules and signals
  - Blinker example
  - Attributes of Module()
  - Example of verilog output
  - Operators (If/Else and FSM)
  - Minimum project requirement (Migen/LiteX)
  - Workshop 1/2
  - Records
  - Simulation
  - Workshop 2/2

## What is Migen

An alternative HDL based on Python

FHDL is a Python DSL (Domain Specific Language) defined by Migen and allow generating Verilog or instantiating Verilog/VHDL from Python code

It basically uses Python to create a list of combinatorial and synchronous assignments and generate a Verilog file from these assignments.

Migen has an integrated simulator that allows test benches to be written in Python

https://m-labs.hk/gateware/migen



A module (as in verilog) is a block containing a functional description (Migen code) that uses input/outputs



- Migen uses Python classes
- The most important class is Module
- A module has input / output signals and parameters
- The direction of signals in the interface is not explicit



- Interfaces of modules are defined by attributes
- All attributes with the type Signal() are considered interfaces of the module
- In our case:



- Every signal assignment is either:
- combinatorial (continuous assignments)
- synchronous (at the edge of the clock signal)
- Module() has a sync and a comb attributes (lists)

Assignment are added to the chosen type using the inplace addition operation (+=)

```
class MyModule(Module):
    def __init__(self):
        self.out0 = Signal()
        self.out1 = Signal()
        self.out2 = Signal()
        self.write = Signal()
```

###

```
self.comb += self.out0.eq(0)
self.comb += [
        self.out1.eq(1),
        self.out2.eq(~self.write)
]
```

## Migen – Signal

Signal object represents a value that is expected to change in a circuit. It does exactly what Verilog's "wire" and "reg" and VHDL's "signal" do.

They are assigned using the eq() method

```
a = Signal()
b = Signal(2)
c = Signal(max=23)
d = Signal(reset=1)
e = Signal(4, reset_less=True)
f = Signal.like(c)
g = f.nbits
```

self.sync += s1.eq(1)

# Agenda

# Migen: introduction and workshops

- Concepts, Modules ans signals
- Blinker example
- Attributes of Module()
- Example of verilog output
- Operators (If/Else and FSM)
- Minimum project requirement (Migen/LiteX)
- Workshop 1/2
- Records
- Simulation
- Workshop 2/2

- Functional block with input and outputs
- Signals of the interface are attributes of the class
- A module has important attributes (comb, sync,...)
- As any other Python class, parameters can be passed to modules



- Functional block with input and outputs
- Signals of the interface are attributes of the class
- A module has important attributes (comb, sync,...)
- As any other Python class, parameters can be passed to modules



- Functional block with input and outputs
- Signals of the interface are attributes of the class
- A module has important attributes (comb, sync,...)
- As any other Python class, parameters can be passed to modules



- Functional block with input and outputs
- Signals of the interface are attributes of the class
- A module has important attributes (comb, sync,...)
- As any other Python class, parameters can be passed to modules



# Agenda

# Migen: introduction and workshops

- Concepts, Modules ans signals
- Blinker example
- Attributes of Module()
- Example of verilog output
- Operators (If/Else and FSM)
- Minimum project requirement (Migen/LiteX)
- Workshop 1/2
- Records
- Simulation
- Workshop 2/2

- comb → a list of combinatorial assignments
- **sync**  $\rightarrow$  a list of synchronous assignments
- **submodules**  $\rightarrow$  a list of modules used by this module
- ▶ *specials*  $\rightarrow$  a list of Platform specific modules, Verilog instances, memories,...

Clock\_domains → clock domains used by this module

comb → a list of combinatorial assignments

```
class M1(Module):
    def init (self):
        self.test b = test b = Signal()
        self.out = out = Signal()
        a = Signal(reset=1)
        self.sync += [
            If(test b,
                a.eq(0)
            ),
            If (a == 0),
                out.eq(1)
```









Migen – Attributes of Modules: submodules

#### **submodules** $\rightarrow$ a list of modules used by this module



special → a list of Platform specific modules, Verilog instances, memories,...

```
class M1(Module):
    def __init__(self):
        self.leds = Signal()
        self.btn = Signal()
        ###
        btn_sync = Signal()
        # Multireg is a synchroniser that is defined for each
        # device/vendor
        self.specials += MultiReg(self.btn, btn_sync)
        self.sync += [
            self.leds.eq(btn_sync & self.write),
        ]
```

# Agenda

# Migen: introduction and workshops

- Concepts, Modules ans signals
- Blinker example
- Attributes of Module()
- Example of verilog output
- Operators (If/Else and FSM)
- Minimum project requirement (Migen/LiteX)
- Workshop 1/2
- Records
- Simulation
- Workshop 2/2

## **Migen – Combinatorial example**



# **Migen – Combinatorial example**





## **Migen – Synchronous example**



# **Migen – Synchronous example**





# **Migen – Synchronous example**



# Agenda

# Migen: introduction and workshops

- Concepts, Modules ans signals
- Blinker example
- Attributes of Module()
- Example of verilog output
- Operators (If/Else and FSM)
- Minimum project requirement (Migen/LiteX)
- Workshop 1/2
- Records
- Simulation
- Workshop 2/2

## Migen – IF / ELSE

- Migen doesn't use Python's if/else.
- If is implemented as a Class. Else and Elif are methods.
- Assignments under If are separated by comas
- Can be used in comb or sync blocks

```
If(cond1,
        asisgn1,
        assign2,
        ...
).Elif(cond2,
        assign3,
        assign4,
        ...
).Else(
        assign5,
        assign6,
        ...
)
```

## Migen – FSM

- Finite State Machine is a way to implement sequential execution
- FSM() is a module, it needs to be added to submodules
- States are defined with fsm.act
- Assignments are separated by a coma

## Migen – FSM

NextState() is used to move to another state
#### Migen – FSM

- NextValue(a, value) is used make a synchronous assignment. It is equivalent to self.sync += a.eq(value)
- The signal keep it's value outside the state it has been assigned





#### Migen – FSM

Direct assignment .eq() is used make a combinatorial assignment. It is equivalent to self.comb += a.eq(value)



a is equal to 5 when in "START" state and 0 in other states

#### Migen – FSM

```
self.submodules += FSM(reset state="START")
a = Signal(4, reset=3)
fsm.act("START",
       a.eq(5)
       NextState("WAIT")
fsm.act("WAIT",
                                                 This is equivalent to
       # a == 0 here
                                                 this (pseudo code)
   self.comb += [
       If(fsm == "START",
          a.eq(5)
```

# **Migen - Libraries**

Migen has a library (genlib) with most of the base elements required to digital logic:

- Records (group signals together with direction),
- FSM (Finite State Machine),
- Clock Domain Crossing,
- Memory,
- Instance (reuse Verilog/VHDL),
- FIFO,
- •

# Most of the useful functions are grouped in the Migen Cheatsheet

# Agenda

# Migen: introduction and workshops

- Concepts, Modules ans signals
- Blinker example
- Attributes of Module()
- Example of verilog output
- Operators (If/Else and FSM)
- Minimum project requirement (Migen/LiteX)
- Workshop 1/2
- Records
- Simulation
- Workshop 2/2

# **Migen/LiteX – Minimum project requirement**

- Declare IO resources
- Choose a platform and gives it the IO list
- Request platform resources (IOs)
- Assign requested resources to Module's interface
- Add timing constraints
- Let the platform build system do its job (build the bitstream)

#### **Migen/LiteX – IO resources**

Declare IO resources (as a python list of tuples)

```
io = [
    ("sys_clk", 0, Pins("35"), IOStandard("LVCMOS33")),
    ("user_btn", 0, Pins("15"), IOStandard("LVCMOS33")),
    ("user_btn", 1, Pins("14"), IOStandard("LVCMOS33")),
    ("user_led", 0, Pins("16"), IOStandard("LVCMOS33")),
    ("user_led", 1, Pins("17"), IOStandard("LVCMOS33")),
    ("user_led", 2, Pins("18"), IOStandard("LVCMOS33")),
```

# Look all available options in the documentation

# **Migen/LiteX – IO resources**

Declare IO resources (as a python list of tuples)

```
io = [
    ("sys_clk", 0, Pins("35"), IOStandard("LVCMOS33")),
    ("user_btn", 0, Pins("15"), IOStandard("LVCMOS33")),
    ("user_btn", 1, Pins("14"), IOStandard("LVCMOS33")),
    ("user_led", 0, Pins("16"), IOStandard("LVCMOS33")),
    ("user_led", 1, Pins("17"), IOStandard("LVCMOS33")),
    ("user_led", 2, Pins("18"), IOStandard("LVCMOS33")),
```

Look all available options in the documentation No documentation (for now)

# **Migen/LiteX – Platform**

# Choose a platform and pass it the IO list

```
class Platform(GowinPlatform):
    def __init__(self):
        GowinPlatform.__init__(self, "GW1N-LV1QN48C6/I5", _io, [], toolchain="gowin", devicename="GW1N-1")
        self.toolchain.options["use_done_as_gpio"] = 1
        self.toolchain.options["use_reconfign_as_gpio"] = 1
```

- Litex provides infrastructure for:
  - altera,
  - efinix,
  - gowin,
  - lattice,
  - microsemi,
  - quicklogic,
  - xilinx

Migen/LiteX – Request resources

Request platform resources (IOs)

```
class Tuto(Module):
    def __init__(self, platform):
```

```
# Get pin from ressources
rst = platform.request("user_btn", 0)
btn = platform.request("user_btn", 1)
clk = platform.request("sys_clk")
```

#### Returns Signal() from platform resources

Assign requested resources to Module's interface



Assign requested resources to Module's interface



Assign requested resources to Module's interface

```
class Tuto(Module):
    def init (self, platform):
       # Get pins from ressources
       rst = platform.request("user btn", 0)
       clk = platform.request("sys clk")
       # Create "sys" clock domain
       self.clock domain.cd sys = ClockDomain()
       # Assign clock pin to clock domain
       self.comb += self.cd sys.clk.eq(clk)
       # Request led pin
       led0 = platform.request("user led", 0)
       # Instance of Blink
       blink = Blink(22)
                                              Add and use a module
       self.submodules += blink
       self.comb += led0.eq(blink.out)
```

# Add timing constraints





# Migen hands-on

# Now, let's practice !

# **Step0 – Led blinker**

What you'll see:

- Platform definition
- Resources assignment
- Submodules
- Simulation
- Build

## **Step1 – Introduction**



Addressable LED ring
Control over a single wire
24 bits per LED

#### Step1 – LED protocol



WS2812/NeoPixel Leds are smart RGB Leds controlled over a simple one wire protocol:

- Each Led will "digest" a 24-bit control word: (MSB) G-R-B (LSB).

- Leds can be chained through DIN->DOUT connection.

Each control sequence is separated by a reset code: Line low for > 50us. Zeros are transmitted as:

 T0H
 T0L
 T0H = 400ns +-150ns

 T0L
 T0L = 800ns +-150ns

Ones are transmitted as:

T1H T1L T1H = 850ns +-150ns T1L = 450ns +-150ns

#### **Step1 – Instructions**

- Control the first LED
- Send 24 "Ones" pulses (equivalent to 0xFFFFFF, white color)

- Test with ./workshop\_step1.py sim
- gtkwave sim.vcd &

CTRL-R in gtkwave to update waveform after a new simulation

#### Step1 – Tip

```
self.sync += [
  if (pulse_cnt < 24) {
      if (pulse_high) {
          output = 1
          cnt_high = cnt_high + 1
          if (cnt_high == t1h) {
              pulse_high = 0
              cnt_high = 0
          }
      } else {
          output = 0
          cnt low = cnt low + 1
          if (cnt_low == t1l) {
              pulse_high = 1
              cnt low = 0
              pulse_cnt = pulse_cnt + 1
          }
      }
   }
```

# **Step1 – Observations**



 Synchronous assignments take effect on the next cycle
 If a signal is assigned multiple time in the same clock cycle, the last assignment is taken into account

### **Step2 – Instructions**

- Simplify code from step1 using WaitTimer module from migen/genlib
- timer = WaitTimer(period)
  - Period is expressed in clock cycles
  - Two control signals: *wait* and *done*



Compute timers period from time and frequency. Pure Python code can be used here.

# **Step2 - Observations**

Don't forget to add your module to submodules. Migen won't complain !

Pure Python code can be used in Migen modules (configuration, genericity,...)

#### **Step3 - Instructions**

#### Use Finite State Machine (FSM) to simplify your code

NextState(state) selects the next state

NextValue(a, b) is equivalent to self.sync += a.eq(b) when the FSM is in the given state.

• a.eq(b) is equivalent to self.comb += a.eq(b) when the FSM is in the given state. When it's not, a.eq(0)

# **Step3 - Observations**

# Direct assignment in FSM are combinatorial



# **Step4 - Instructions**

Design a RingSerialCtrl module



- leds is a 12 bits input, each bit controls a led (on/off)
- colors is a 24 bits input that controls the ring color
- hb\_leds is a parameters to configure how much LED the ring has

#### Note:

You can access individual bits in a Signal() using Python indexes and slices:

- led[1] is the second bit of led,
- led[-1] is the MSB,
- led[0:3] are the 3 lower bits of led.

#### Step4 - Tip

```
fsm.act("RST",
            # wait for trst
            # when done, init variables and go to LED-SHIFT
fsm.act("LED-SHIFT",
            # init bit counter
            # increment led count counter
            # shift led pattern
            # check if led should be lit (assign 0 or color)
            # if next led go to BIT-TEST else RST
        )
fsm.act("BIT-TEST",
           # if data(MSB) == 1 go to ONE SEND
            # else go to ZERO SEND
            # data = data << \overline{1}
        )
fsm.act("ZERO-SEND",
            # send bit zero pattern (timer)
            # go to BIT-SHIFT
fsm.act("ONE-SEND",
            # send bit one pattern (timer)
            # go to BIT-SHIFT
        )
fsm.act("BIT-SHIFT",
           # shift color data
            # check if 24 bits sent
            # if yes go to LED-SHIFT
            # else go to BIT-TEST
```

### **Step4 - Observations**

You can access individual bits in a Signal using Python indexes and slices:

- led[1] is the second bit of leds,
- led[-1] is the MSB,
- led[0:3] are the 3 lower leds bits. Bit 3 is excluded !

Different with V\*HDL where bit vectors are represented from MSB to LSB:

- my\_vhdl\_signal(11 downto 0)
- my\_verilog\_signal[11:0]

#### **Step5 - Instructions**

Create a new module RingControl to control RingSerialCtrl and make LEDs spins

Put both modules in a separate file named ring.py

Bonus1:

Use Array([a, b, ...]) to light LED following the pattern defined in this array of values

Bonus2:

Add a build time option to use simple LED spin or array mode (using pure Python syntax)

### **Step5 - Tips**

Python statement can be used inside Modules:

```
if (something == True):
    self.comb += out.eq(test1)
else:
    self.comb += out.eq(test2)
```

# **Step5 - Observation**

- Organize your files as much as possible
- Use Python to configure your design

# Agenda

# Description of FPGAs

- Digital design challenges
- Migen: introduction and workshops
  - Records
  - Simulation
- LiteX: introduction and workshops
- LiteX: advanced topics

#### **Migen/LiteX – Records**

- Records are structures of Signal() objects
- Records are described with a layout (list of tuples)

```
layout1 = [("a", 1), ("b", 4)]
layout2 = [("c", layout1), ("d", 8)]
rec = Record(layout1)
self.sync += m.b.eq(out)
new = Record(layout2)
self.sync += new.c.b.eq(out)
```

# **Migen/LiteX – Records**

IO Resources can be Records (often, they are)

#### Subsignal is used

```
_io = [
    # Clk / Rst
    ("sys_clk", 0, Pins("35"), IOStandard("LVCMOS33")),
    ...
    # Serial
    ("serial", 0,
        Subsignal("tx", Pins("8")),
        Subsignal("rx", Pins("8")),
        Subsignal("rx", Pins("9")),
        IOStandard("LVCMOS33")
    ),
]
ser = platform.request("serial")
print(type(ser))
```

```
print(ser)
print(ser.flatten())
```

```
<class 'migen.genlib.record.Record'>
<Record tx:rx at 0x7fc0500967f0>
[<Signal serial_tx at 0x7fc050096880>, <Signal serial_rx at 0x7fc050096970>]
```

```
self.comb += ser.tx.eq(temp1)
```
#### **Migen/LiteX – Records**

- Signals of a Record are attributes of it
- Testing attributes can be part of the configuration

```
class HyperRAM(Module):
    def init (self, pads, latency=6):
        self.pads = pads
        . . .
        # # #
                  = Signal()
        clk
        clk phase = Signal(2)
                  = Signal()
        CS
                  = Signal(48)
        ca
        ca active = Signal()
        sr = Signal(48)
        dq = self.add_tristate(pads.dq) if not hasattr(pads.dq,
rwds = self.add_tristate(pads.rwds) if not hasattr(pads.rwds
                                                                               "oe") else pads.dg
                  = self.add tristate(pads.rwds) if not hasattr(pads.rwds, "oe") else pads.rwds
                                                                               "oe") else len(pads.dq.o)
                  = len(pads.dg)
                                                    if not hasattr(pads.dq,
```

**assert** dw **in** [8, 16]

## Agenda

# Description of FPGAs

Digital design challenges

# Migen: introduction and workshops

- Records
- Simulation
- LiteX: introduction and workshops
- LiteX: advanced topics



- Migen has an integrated simulator
- Test benches (generators) execute concurrently
- Use yield to communicate with the simulator. There are four basic patterns:
  - Reads: state of a signal can be read using (yield signal)
  - Writes: state of a signal after next clock is set with yield signal.eq(value)
  - Clocking: simulation can be advanced one clock cycle using yield
  - Composition: control can be transferred to another function using yield from run\_other()
- Run with run\_simulation(dut, bench) where dut is the module under test and bench are the generators functions.
- Can generate a VCD file containing a dump of the signals inside dut





- Multiple generators can run in parallel
- Can be multiple clock domains
- Don't forget yield, yield from (Migen won't complain)
- Signals must not be driven concurrently

```
def main():
    ring = RingSerialCtrl(4, 24e6)
    generators = {
        "sys" : [ change_nb_led_and_color(ring),
            control_out(ring),
            detect_reset(ring),
        ]
    }
    run simulation(ring, generators, clocks={"sys": 1e9/24e6}, vcd name="sim.vcd")
```

## **Step6 – Write a testbench for RingSerialCtrl**

## What you'll learn:

- Use generators
- Write complex test benches

#### Step6 – Write a testbench for RingSerialCtrl

- Write a generator to set a random color to a random LED
- Write a generator to detect the timeout condition

. . .

Write a generator to print which value is set on each LED

```
$ ./test ring_step6.py
Set LED1 = 0x5c8035
Detected LED0 = 0x0
Detected LED1 = 0x5c8035
Detected LED2 = 0x0
Detected LED3 = 0x0
Set LED3 = 0x0
Detected LED1 = 0x0
Detected LED1 = 0x0
Detected LED1 = 0x0
Detected LED2 = 0x0
Detected LED2 = 0x0
Detected LED3 = 0xb1b772
```

## Agenda

- Description of FPGAs
- Digital design basics
- Migen: introduction and workshops
- LiteX: introduction and workshops
  - Presentation of SoCs and LiteX
  - Examples of peripherals integration
  - How to build a SoC
  - Software in LiteX
  - LiteX tools
  - Workshop
- Litex: advanced topics

COLLSHADE - Introduction to digital design with Migen and Litex - v1.0

## **System On Chip - SoC**

## System on a chip

From Wikipedia, the free encyclopedia

A **system on a chip** (**SoC**; /<sub>1</sub>ɛs<sub>1</sub>oʊ'si:/ *es-oh-SEE* or /sɒk/ *sock*<sup>[nb 1]</sup>) is an integrated circuit (also known as a "chip") that integrates all or most components of a computer or other electronic system.



### **System On Chip - SoC**



## **System On Chip - SoC**



## What is LiteX



#### LiteX's key features

Extends Migen with new concepts and libraries

- Build and configure SoC easily
  - Scale from no CPU to Linux capable SoC
  - Open sources IP
  - Easy interconnection of modules
  - Flexible SoC configuration
  - Unified build system across vendors
- Portability (abstraction of technology implementation)
- Debug infrastructure with LiteX Server, LiteScope and other tools
- BIOS with command line interface for system bring-up

#### LiteX – Busses

SoC interconnections are made with Wishbone buses (open sources standard). It can be configured to use AXI-Lite (AXI is a royalty free protocol available from ARM)

CSR (Control and Status Registers) bus is a simple bus protocol used to handle low bandwidth transactions

Litex streams is an interface to connect streaming components (data flow exchange)

Bridges are available to interconnect all supported bus

The CSR bus is automatically bridged to the Wishbone address space

SoC(Module)→LiteXSoC→**SoCCore**→**SoCMini**→LiteXCore

SoC is where busses, RAM, ROM, CPU and timer are added (via methods) as submodules,

LiteXSoc has a set of methods to add features to SoCCore: add\_identifier, add\_uart, add\_sdram, add\_ethernet,...

Soccore takes a set of arguments that defines a SoC based on LiteXSoc and provides methods to extends this SoC. This is the class that you might use to create a SoC.

SoCMini is a version of SoCCore with minimum features enabled (by default: no CPU, no RAM, no UART, no TIMER)

#### LiteX – Example



# Auto-generated by Migen (-----) & LiteX (6692c73d)

#-----

csr\_base,ledring,0x00000000,, csr\_base,ctrl,0x00000800,, csr\_base,identifier\_mem,0x00001000,,

#### LiteX – SoCCore

#### Configuration of core functions with arguments

```
def init (self, platform, clk freq,
    # Bus parameters
    bus standard
                  wishbone",
    . . .
    # CPU parameters
                             "vexriscv",
    cpu type
    . . . .
    # ROM parameters
    integrated rom size
                             = 0,
    . . .
    # SRAM parameters
    integrated sram size
                             = 0 \times 2000,
    # Identifier parameters
    ident
                             = """,
    . . .
    # UART parameters
    with uart
                             = True,
    . . .
    # Timer parameters
    with timer
                             = True,
    . . .
    # Controller parameters
    with ctrl
                             = True,
```

#### LiteX – SoCCore

- Add peripherals with methods from SoCCore:
  - add\_csr
  - add\_wb\_master
  - add\_wb\_slave
- Add peripherals with methods from LiteXSoc:
  - add\_spi\_flash
  - add\_sdram

....

• add\_ethernet

# Agenda

- Description of FPGAs
- Digital design basics
- Migen: introduction and workshops
- Litex: introduction and workshops
  - Presentation of SoCs and LiteX
  - Examples of peripherals integration
  - How to build a SoC
  - Software in LiteX
  - LiteX tools
  - Workshop

#### LiteX – SDRAM

- Add DRAM memory to the system
- Use LiteDRAM and supports SDR, DDR2, DDR3, DDR4 and LPDDR
- Needs a PHY module
- Signals have to be named a certain way

```
("ddram", 0,
Subsignal("a", Pins("J7 J6 H5 L7 F3 H4 H3 H6 D2 D1 F4 D3 G6")),
Subsignal("ba", Pins("F2 F1")),
Subsignal("cke", Pins("H7")),
Subsignal("ras_n", Pins("L5")),
Subsignal("cas_n", Pins("K5")),
```

### LiteX – Ethernet

- Add Ethernet to the system
- Use LiteETH and supports MII, RMII, GMII, RGMII, 1000BASEX, XGMII
- Needs a PHY module
- Signals have to be named a certain way

```
("eth clocks", 0,
    Subsignal("tx", Pins("M28")),
    Subsignal("gtx", Pins("K30")),
    Subsignal("rx", Pins("U27")),
    IOStandard("LVCMOS25")
),
("eth", 0,
    Subsignal("rst n", Pins("L20")),
    Subsignal("int n", Pins("N30")),
    Subsignal("int n", Pins("N30")),
    Subsignal("mdio", Pins("J21")),
    Subsignal("mdc", Pins("R23")),
    ....
```

```
self.submodules.ethphy = LiteEthPHY(
    clock_pads = self.platform.request("eth_clocks"),
    pads = self.platform.request("eth"),
    clk_freq = self.clk_freq)
self.add ethernet(phy=self.ethphy)
```

### LiteX – Others

- add\_spi\_flash
- add\_spi\_sdcard
- add\_sdcard
- add\_sata
- add\_pcie
- add\_video\_colorbars
- add\_video\_terminal
- add\_video\_framebuffer

Once again, there is no documentation :(

## Agenda

- Description of FPGAs
- Digital design basics
- Migen: introduction and workshops
- LiteX: introduction and workshops
  - Presentation of SoCs and LiteX
  - Examples of peripherals integration
  - How to build a SoC
  - Software in LiteX
  - LiteX tools
  - Workshop
- LiteX: advanced topics

#### LiteX – Add a SoC to the project

Create a class that inherits from SoCCore or SoCMini

Set parameters

Don't forget to add a .crg submodule !

```
class BaseSoC(SoCMini):
    def __init__(self, sys_clk_freq=int(24e6), **kwargs):
        platform = Platform()
    # SoCMini __init__(self, platform, sys_clk_freq,
        ident __ = "LiteX SoC on Tang Nano",
        ident_version = True,
        with_uart = True,
        vith_uart = True,
        cpu_type = "serv",
        integrated_sram_size = 0x1000,
        integrated_rom_size = 0x10000,
        with_timer = True)
    # CRG
    self.submodules.crg = CRG(platform)
```

All other submodules will be added in this class

#### LiteX – Build a SoC

## Add your own arguments (used locally)

```
def main():
   # Board specific arguments
    parser = argparse.ArgumentParser(description="LiteX SoC on Tang Nano")
                                        action="store true", help="Build bitstream")
   parser.add argument("--build",
   parser.add argument("--load",
                                        action="store true", help="Load bitstream")
    parser.add argument("--flash",
                                        action="store true", help="Flash Bitstream")
   # Builder adds its own arguments
   builder args(parser)
   # SoCCore adds its own arguments
   soc core args(parser)
   # args attributes are set with parsed arguments
   args = parser.parse args()
   # soc core argdict filters and adapt arguments passed
   # to SoCCore
   soc = BaseSoC(
       sys clk freq
                         = 24e6,
       **soc core argdict(args)
   # Filter and adapt arguments passed to Builder
   builder = Builder(soc, **builder argdict(args))
   # Build the SoC is --build
   builder.build(run=args.build)
   # Load the bitstream if --load
   if args.load:
       prog = soc.platform.create programmer()
       prog.load bitstream(os.path.join(builder.gateware dir, "impl", "pnr", "project.fs"))
```

#### LiteX – Build a SoC

#### Builder has a set of arguments

```
def main():
   # Board specific arguments
    parser = argparse.ArgumentParser(description="LiteX SoC on Tang Nano")
   parser.add argument("--build",
                                         action="store true", help="Build bitstream")
    parser.add argument("--load",
                                         action="store true", help="Load bitstream")
                                         action="store true", help="Flash Bitstream")
   parser.add argument("--flash",
   # Builder adds its own arguments
   builder args(parser)
   # SoCCore adds its own arguments
   soc core args(parser)
   # args attributes are set with parsed arguments
   args = parser.parse args()
   # soc core argdict filters and adapt arguments passed
   # to SoCCore
   soc = BaseSoC(
       sys clk freq
                          = 24e6,
        **soc core argdict(args)
   # Filter and adapt arguments passed to Builder
   builder = Builder(soc, **builder argdict(args))
   # Build the SoC is --build
   builder.build(run=args.build)
   # Load the bitstream if --load
   if args.load:
       prog = soc.platform.create programmer()
       prog.load bitstream(os.path.join(builder.gateware dir, "impl", "pnr", "project.fs"))
```

#### **LiteX – Builder arguments**

output-dir gateware-dir software-dir include-dir generated-dir no-compile-software	<pre>-&gt; Base Output directory (customizable with{gateware,software,include,generated}-dir) -&gt; Output directory for Gateware files -&gt; Output directory for Software files -&gt; Output directory for Header files -&gt; Output directory for Generated files -&gt; Disable Software compilation &gt; Disable Gateware compilation</pre>
csr-csv csr-json	-> Write SoC mapping to the specified CSV file -> Write SoC mapping to the specified JSON file -> Write SoC mapping to the specified SVD file
memory-x	-> Write Soc Memory Regions to the specified Memory-X file

--doc

-> Generate SoC Documentation

## --csr-csv generates a file with CSR addresses and is used by all LiteX tools

#### LiteX – Build a SoC

#### SoCCore has a set of arguments

```
def main():
   # Board specific arguments
   parser = argparse.ArgumentParser(description="LiteX SoC on Tang Nano")
   action="store true", help="Build bitstream")
                                       action="store true", help="Load bitstream")
   parser.add argument("--flash",
                                       action="store true", help="Flash Bitstream")
   # Builder adds its own arguments
   builder args(parser)
   # SoCCore adds its own arguments
   soc core args(parser)
   # args attributes are set with parsed arguments
   args = parser.parse args()
   # soc core argdict filters and adapt arguments passed
   # to SoCCore
   soc = BaseSoC(
       sys clk freq
                       = 24e6,
       **soc core argdict(args)
   # Filter and adapt arguments passed to Builder
   builder = Builder(soc, **builder argdict(args))
   # Build the SoC is --build
   builder.build(run=args.build)
   # Load the bitstream if --load
   if args.load:
       prog = soc.platform.create programmer()
       prog.load bitstream(os.path.join(builder.gateware dir, "impl", "pnr", "project.fs"))
```

# **LiteX – SoCCore arguments**

bus-standard	-> Select bus standard
bus-data-width	-> Bus data-width (default=32)
bus-address-width	-> Bus address-width (default=32)
bus-timeout	-> Bus timeout in cycles (default=1e6)
<pre>cpu-typecpu-variantcpu-reset-addresscpu-cfuno-ctrl</pre>	<pre>-&gt; Select CPU (default=vexriscv) -&gt; CPU variant (default=standard) -&gt; CPU reset address (default=None : Boot from Integrated ROM) -&gt; Optional CPU CFU file/instance to add to the CPU -&gt; Disable Controller (default=False)</pre>
integrated-rom-size	-> Size/Enable the integrated (BIOS) ROM (default=128KB, automatically resized to BIOS size when smaller)
integrated-rom-init	-> Integrated ROM binary initialization file (override the BIOS when specified)
integrated-sram-size	-> Size/Enable the integrated SRAM (default=8KB)
integrated-main-ram-size	-> size/enable the integrated main RAM")
csr-data-width	-> CSR bus data-width (8 or 32, default=32)
csr-address-width	-> CSR bus address-width
csr-paging	-> CSR bus paging
csr-ordering	-> CSR registers ordering (default=big)
ident	-> SoC identifier (default=\"\")
ident-version	-> Add date/time to SoC identifier (default=False)")
no-uart	-> Disable UART (default=False)
uart-name	-> UART type/name (default=serial)
uart-baudrate	-> UART baudrate (default=115200)
uart-fifo-depth	-> UART FIFO depth (default=16)
no-timer	-> Disable Timer (default=False)
timer-uptime	-> Add an uptime capability to Timer (default=False)
l2-size	-> L2 cache size (default=8192)

## Agenda

- Description of FPGAs
- Digital design basics
- Migen: introduction and workshops
- LiteX: introduction and workshops
  - Presentation of SoCs and LiteX
  - Examples of peripherals integration
  - How to build a SoC
  - Software in LiteX
  - LiteX tools
  - Workshop
- LiteX: advanced topics

#### LiteX – Software, BIOS

// (\_) /\_\_\_\_ | |/\_/ //\_//\_/-\_)> < Build your hardware, easily!

(c) Copyright 2012-2021 Enjoy-Digital
(c) Copyright 2007-2015 M-Labs

BIOS built on Dec 13 2021 23:07:24 BIOS CRC passed (ce9bfe35)

Migen git sha1: -----LiteX git sha1: 40c001d5

#### 

ROM: 128KiB SRAM: 8KiB FLASH: 8192KiB

#### 

#### litex>

Built-in BIOS with low level commands to test the SoC

Uses picolibc

Several boot sources (RAM, flash, ROM, serial, tftp, sata, sdcard)

Not a full featured bootloader. Think of a first stage bootloader.

## LiteX – Software, baremetal

Build your own baremetal application using provided software libraries (spi, fatfs, sata, ethernet,...)

- BIOS can load the application
- Application can be loaded in ROM during build:
  - --integrated-rom-init="myfile.bin"

#### LiteX – Software, generated files



- **csr.h** provides helper functions and definitions for all CSR peripherals
- git.h provides the git hash of the Litex version used to build the SoC
- mem.h definition of memory map as C defines
- output\_format.ld and regions.ld are for the linker script
- soc.h provides the configuration of the SoC
- variables.mak are used by Makefiles

## LiteX – Software, linker script

Memory regions defined in generated/regions.ld

```
MEMORY {
    rom : ORIGIN = 0x00000000, LENGTH = 0x00020000
    sram : ORIGIN = 0x10000000, LENGTH = 0x00002000
    main_ram : ORIGIN = 0x40000000, LENGTH = 0x00001000
    csr : ORIGIN = 0xf0000000, LENGTH = 0x00010000
}
```

- An example of linker script can be found in litex/soc/software/demo
- In general, your program will be placed in the main RAM before execution (by the BIOS)
- Program can also replace the BIOS in rom
- Need to adapt the linker script
# Agenda

- Description of FPGAs
- Digital design basics
- Migen: introduction and workshops
- LiteX: introduction and workshops
  - Presentation of SoCs and LiteX
  - Examples of peripherals integration
  - How to build a SoC
  - Software in LiteX
  - LiteX tools
  - Workshop

#### **LiteX - Tools**

- ► litex\_server → proxy between tools and SoC interconnection crossbar
- litex\_term  $\rightarrow$  terminal emulator with SFL (Serial Flash Loader) capabilities
- ► litex\_cli → simple read/write access to SoC interconnection crossbar
- ► litescope\_cli → control tool for an embedded logic analyzer

#### LiteX – Tools, litex\_server

- Allows simultaneous access to the SoC interconnect from tools
- Needs a bridge (UART, Ethernet, PCIe)
- Uses Etherbone protocol ("standardized" wishbone over IP)

\$ litex\_server --uart --uart-port /dev/ttyUSB2
[CommUART] port: /dev/ttyUSB2 / baudrate: 115200 / tcp port: 1234



#### LiteX – Tools, litex\_term

- Can interface the Serial Flash Loader (SFL) of the BIOS
- Only binary files (no elf)
- Default loading address is 0x40000000 (main\_ram)

\$ litex\_term --kernel=demo.bin /dev/ttyUSB2

litex> litex> litex> litex> serialboot Booting from serial... Press Q or ESC to abort boot completely. sL5DdSMmkekro [LXTERM] Received firmware download request from the device. [LXTERM] Uploading demo.bin to 0x40000000 (6072 bytes)... [LXTERM] Upload calibration... (inter-frame: 10.00us, length: 64) [LXTERM] Upload complete (9.4KB/s). [LXTERM] Booting the device. [LXTERM] Done. Executing booted program at 0x40000000 LiteX minimal demo app built Dec 15 2021 13:23:59 Available commands: help - Show this command reboot - Reboot CPU donut - Spinning Donut demo - Hello C helloc litex-demo-app>

# LiteX – Tools, litex\_cli

- Can read/write to arbitrary address
- Knows SoC registers (read from csr.csv file)
- Needs to connect to litex\_server

<pre>\$ litex_cli</pre>	Ŀ-	regsfil	lter=timer
$0 \times f 0 0 0 1 \overline{0} 0 0$	:	0x02faf080	timer0 load
0xf0001004	:	0×00000000	timer0 reload
0xf0001008	:	0×00000001	timer0_en
0xf000100c	:	0×00000001	<pre>timer0_update_value</pre>
0xf0001010	:	0×00000000	timer0_value
0xf0001014	:	0×00000001	timer0_ev_status
0xf0001018	:	0×00000001	<pre>timer0_ev_pending</pre>
0xf000101c	:	0×00000000	timer0_ev_enable

## LiteX– Tools, litescope\_cli

Iitescope can be integrated to the design to observe internal signals

litescope\_cli can control litescope through litex\_server (trigger)

\$litescope\_cli -r soc\_simsoc\_cpu\_ibus\_stb ng build
Exact: soc\_simsoc\_cpu\_ibus\_stb
Rising edge: soc\_simsoc\_cpu\_ibus\_stb
[running]...



# Agenda

- Description of FPGAs
- Digital design basics
- Migen: introduction and workshops
- LiteX: introduction and workshops
  - Presentation of SoCs and LiteX
  - Examples of peripherals integration
  - How to build a SoC
  - Software in LiteX
  - LiteX tools
  - Workshop
- LiteX: advanced topics

COLLSHADE - Introduction to digital design with Migen and Litex - v1.0

#### LiteX – Workshop / Lessons

step7 – Build a simple SoC

step8 – Add CSR to RingControl and use litex\_cli to control the leds

step9 – Add add use LiteScope and litescope\_cli

step10 – Write a C program to control the leds and run it from the BIOS then run it from ROM

step11 – Add a PLL and clock the RingControl faster than the system

step12 – Add a wishbone interface to RingControl and use it

# Now, let's practice !

# Step7 – Build a SoC

What you'll see:

- Derive and configure a SoC class
- Setup argument for local usage
- Use Build class
- Use of programmer

#### **Step7 – Build a SoC**

- Use --help to see all available arguments
- Try to build without a crg
- Load the bitstream and run litex\_server and use litex\_cli to reads the available registers and the SoC's identifier

#### **Step7 – Observations**

# self.submodule.crg is mandatory

## Look at build logs

INF0:SoC:-----INF0:SoC:Finalized SoC: INF0:SoC:-----INF0:SoC:32-bit wishbone Bus, 4.0GiB Address Space. IO Regions: (1) : Origin: 0x00000000, Size: 0x100000000, Mode: RW, Cached: False Linker: False io0 Bus Regions: (1) : Origin: 0x00000000, Size: 0x00010000, Mode: RW, Cached: False Linker: False csr Bus Masters: (1) - uartbone Bus Slaves: (1) - csr INFO:SoC:32-bit CSR Bus, 32-bit Aligned, 16.0KiB Address Space, 2048B Paging, big Ordering (Up to 32 Locations). CSR Locations: (2) - ctrl : 0 - identifier mem : 1 INFO:SoC:IRQ Handler (up to 32 Locations).

### Step8 – Add CSR

What you'll learn:

- What CSR are
- Add and use CSR in a module
- Read/Write CSR from litex\_cli

#### Step8 – What CSR are

Control and Status Registers

Registers placed on a simple bus accessible from Wishbone (bridged)

Not aimed to do fast data transfers

Step8 – How to use CSR
Inherit from AutoCSR
<pre>class MyModule(Module, AutoCSR): definit (self, param1, param2): self.version = CSRConstant(0102) self.val_from_cpu = CSRStorage(24, reset=0x400000, description="This reg can be r/w by the CPU") self.val_to_cpu = CSRStatus(2, description="This reg is written by the module, ro by CPU") self.val_to_cpu = CSRStatus(2, description="CSR with fields", fields = CSRStorage(description="CSR with fields", fields=[ CSRField("enable", size=1, description="Description field enable"), CSRField("reset", size=1, description="Description field reset", pulse=1) ])  self.sync += [ self.out.eq(self.val_from_cpu.storage), If(self.tx_ctl.fields.reset,</pre>

Inherit from AutoCSR

**CSRConstant**  $\rightarrow$  Optimized away, values are set in generated software files

```
class MyModule(Module, AutoCSR):
   def init (self, param1, param2):
                          = CSRConstant(0102)
        self.version
        self.val from cpu = CSRStorage(24, reset=0 \times 400000, description="This reg can be r/w by the CPU")
        self.val to cpu = CSRStatus(2, description="This req is written by the module, ro by CPU")
        self.val w fields = CSRStorage(description="CSR with fields",
                fields=[
                    CSRField("enable", size=1, description="Description field enable"),
                    CSRField("reset", size=1, description="Description field reset", pulse=1)
                ])
        . . .
        self.sync += [
            self.out.eq(self.val from cpu.storage),
            If(self.tx ctl.fields.reset,
                . . . .
```

- Inherit from AutoCSR
- ► CSRConstant → Optimized away, values are set in generated software files

**CSRStorage**  $\rightarrow$  Register read/written by the CPU

- Inherit from AutoCSR
- ► CSRConstant → Optimized away, values are set in generated software files
- CSRStorage → Register read/written by the CPU

**CSRStatus**  $\rightarrow$  Register read only from the CPU

```
class MyModule(Module, AutoCSR):
   def init (self, param1, param2):
        self.version
                          = CSRConstant(0102)
        self.val from cpu = CSRStorage(24, reset=0x400000, description="This reg can be r/w by the CPU")
        self.val to cpu = CSRStatus(2, description="This req is written by the module, ro by CPU")
        self.val w fields = CSRStorage(description="CSR with fields",
                fields=[
                    CSRField("enable", size=1, description="Description field enable"),
                    CSRField("reset", size=1, description="Description field reset", pulse=1)
                ])
        . . .
        self.sync += [
            self.out.eq(self.val from cpu.storage),
           If(self.tx ctl.fields.reset,
                . . . .
```

CSRStorage and CSRStatus values must be accessed using their storage attribute

```
class MyModule(Module, AutoCSR):
   def init (self, param1, param2):
        self.version
                          = CSRConstant(0102)
        self.val from cpu = CSRStorage(24, reset=0 \times 400000, description="This reg can be r/w by the CPU")
        self.val to cpu = CSRStatus(2, description="This req is written by the module, ro by CPU")
        self.val w fields = CSRStorage(description="CSR with fields",
                fields=[
                    CSRField("enable", size=1, description="Description field enable"),
                    CSRField("reset", size=1, description="Description field reset", pulse=1)
                1)
        . . .
        self.sync += [
            self.out.eq(self.val from cpu.storage),
           If(self.tx ctl.fields.reset,
                . . . .
```

CSRStorage and CSRStatus values must be accessed using their storage attribute

- CSRField are structured representation of a CSR
- CSRField is a Signal() and can be used directly

```
class MyModule(Module, AutoCSR):
   def init (self, param1, param2):
        self.version
                         = CSRConstant(0102)
        self.val from cpu = CSRStorage(24, reset=0x400000, description="This reg can be r/w by the CPU")
        self.val to cpu = CSRStatus(2, description="This req is written by the module, ro by CPU")
        self.val w fields = CSRStorage(description="CSR with fields",
                fields=[
                    CSRField("enable", size=1, description="Description field enable"),
                    CSRField("reset", size=1, description="Description field reset", pulse=1)
                1)
        . . .
        self.sync += [
            self.out.eq(self.val from cpu.storage),
            If(self.tx ctl.fields.reset,
                . . . .
```

#### CSR regions must be added to the SoC with add\_csr()

#### **Step8 – Documentation**

- Documentation can be generated from CSR definition (- -doc)
- Fields can improve code readability and documentation
- You can add documentation for a module if you inherit from AutoDoc

```
class Timer(Module, AutoCSR, AutoDoc):
    with_uptime = False
    def __init__(self, width=32):
        self.intro = ModuleDoc("""Timer
```

Provides a generic Timer core.

The Timer is implemented as a countdown timer that can be used in various modes: ....

#### Example of a generated doc

https://github.com/enjoy-digital/litex/wiki/SoC-Documentation

#### Step8 – Let's get to work

- Add a CSR to RingControl to control LED's color
- Add RingControl to the SoC
- Use litex\_cli to change the color of the LEDs Bonus:
- Add a command line argument to control the mode at build time

### **Step8 – Observation**

- submodules must be named to have CSR
- Default csr paging is 0x800 (2048 bytes), 32 bits, big endian and mapped at address 0xF0000000

Bus Regions: (3) rom sram csr	: Origin: 0x00000000, Size: 0x00020000, Mode: R, Cached: True Linker: False : Origin: 0x10000000, Size: 0x00002000, Mode: RW, Cached: True Linker: False : Origin: 0xf0000000, Size: 0x00010000, Mode: RW, Cached: False Linker: False
INF0:SoC: INF0:SoC:Finali INF0:SoC: INF0:SoC:32-bit CSR Locations:	zed SoC: CSR Bus, 32-bit Aligned, 16.0KiB Address Space, 2048B Paging,
- ledring - ctrl - identifier_me \$litex_clire 0x00000000 : 0x 0x00000800 : 0x	: 0 : 1 :m : 2 :00400000 ledring_color :00000000 ctrl reset

0x12345678 ctrl scratch

0x00000000 ctrl bus errors

0x00000804

0x00000808

What you'll learn:

Add Litescope to your design

Use litescope\_cli to configure trigger and dump waveforms

- Needs a bridge to the SoC (uartbone, etherbone,...)
- Signals to be observed need to be listed in the source code (add accessible from the top level module)

```
analyzer signals = [
   # IBus (could also just added as self.cpu.ibus)
    self.cpu.ibus.stb,
    self.cpu.ibus.cyc,
    self.cpu.ibus.adr,
   self.cpu.ibus.we,
                           from litescope import LiteScopeAnalyzer
    self.cpu.ibus.ack,
                           self.submodules.analyzer = LiteScopeAnalyzer(
    self.cpu.ibus.sel,
                                       analyzer signals,
    self.cpu.ibus.dat w,
    self.cpu.ibus.dat r,
                                                     = 512.
                                       depth
                                        clock domain ="sys",
                                       csr csv = "analyzer.csv"
```

Samples are stored in embedded block rams. Resources are limited !

depth configures how many samples are captured

clock\_domain tells which clock domain is used

The current configuration is stored in analyzer.csv

#### litex\_server needs to be started

#### litescope\_cli is used to control the capture

```
$ litescope cli --help
usage: litescope cli [-h] [-r RISING EDGE] [-f FALLING EDGE]
                      [-v \text{ TRIGGER VALUE}] [-1] [--csv CSV]
                      [--csr-csv CSR CSV] [--group GROUP]
                      [--subsampling SUBSAMPLING] [--offset OFFSET]
                     [--length LENGTH] [--dump DUMP]
LiteScope Client utility
optional arguments:
  -h, --help
                        show this help message and exit
  -r RISING EDGE, --rising-edge RISING EDGE
                        Add rising edge trigger
  -f FALLING EDGE, --falling-edge FALLING EDGE
                        Add falling edge trigger
  -v TRIGGER VALUE, --value-trigger TRIGGER VALUE
                        Add conditional trigger with given value
  -l. --list
                        List signal choices
                        Analyzer CSV file
  --csv CSV
  --csr-csv CSR CSV
                         SoC CSV file
  --group GROUP
                        Capture Group
  --subsampling SUBSAMPLING
                        Capture Subsampling
                        Capture Offset
  --offset OFFSET
  --length LENGTH
                        Capture Length
                        Capture Filename
  -- dump DUMP
```

#### Step9 – Let's get to work

- Add a Litescope instance
- Configure Litescope to visualize:
  - bit\_count and trst\_timer.wait in RingSerialCtrl,
  - Index in RingControl
- Triggers on trst\_timer.wait rising edge
- Visualize the result

#### **Step9 – Observation**

Signals that you want to watch must be part of the Module's interface

Don't forget to add self.add\_csr("analyzer")

Several instances of LiteScopeAnalyzer can be used at the same time (e.g several clock domains)

Each litescope\_cli needs to read the correct (- -csv) analyzer CSV file

https://github.com/enjoy-digital/litex/wiki/Use-LiteScope-To-Debug-A-SoC

# **Step10 – Write a baremetal software**

What you'll learn:

- Create a baremetal software for your SoC
- Download and run your software using the litex\_term
- Embedded your software in ROM

#### **Step10 – Write a baremetal software**

Need to use SoCCore (was SoCMini until now)

We need some RAM since the code will be upload from the host (in case we don't replace the BIOS in ROM)

integrated-main-ram-size 0x1000				
Bus Regions: (4)				
rom	: Origin: 0x00000000, Size: 0x00020000, Mode: R, Cached: True Linker: False			
sram	: Origin: 0x10000000, Size: 0x00002000, Mode: RW, Cached: True Linker: False			
main_ram	: Origin: 0x40000000, Size: 0x00001000, Mode: RW, Cached: True Linker: False			
csr	: Origin: 0xf0000000, Size: 0x00010000, Mode: RW, Cached: False Linker: False			

Write a makefile that uses the generated variables from the SoC definition

Provide a linker script

#### Step10 – Workshop

- Build the SoC with some integrated main ram
- Complete the provided main.c to control the color of the LEDs
- Load and run the program using litex\_term
- Build the program to target the ROM
- Initialize the ROM with your program and load the bitstream

#### Step10 – Workshop

Booting from ROM require a change in the Linker script

# **Step11 – PLL and ClockDomains**

What you'll learn:

- What is a ClockDomain
- Use a PLL
- Use ClockDomainsRenamer

#### **Migen – Attributes of Modules: clock\_domains**

- Clock\_domains → clock domains used by this module
- Clock domains object contains:
  - a the name for the clock domain
  - a clock signal
  - an optional reset signal
- Default clock domain is sys (implicit)
- A module can have more than one clock domain

#### Migen – Attributes of Modules: clock\_domains


#### Migen – Attributes of Modules: clock\_domains

```
class M1(Module):
   def init (self):
       # Interfaces
        self.leds = Signal()
        self.btn = Signal()
        self.write = Signal()
                                     This assignment takes place in the
        self.a = Signal()
                                    "pix" clock domain
        self.b = Signal()
        self.pix clk = Signal()
        ###
       # Add a clock domain to M1
        self.clock domains.cd pix = ClockDomain()
        # Connect pic clk to cd pix clock signal
        self.comb += self.cd pix.clk.eq(self.pix clk)
        # Add a synchronous assignment in cd pix clock domain
        self.sync.pix += [
            self.a.eq(self.b),
       # Add a synchronous assignment in cd sys clock domain (implicit)
        self.sync += [
            self.leds.eq(self.btn & self.write),
```

### Migen – Attributes of Modules: clock\_domains

```
class M1(Module):
   def init (self):
       # Interfaces
        self.leds = Signal()
        self.btn = Signal()
        self.write = Signal()
        self.a = Signal()
        self.b = Signal()
        self.pix clk = Signal()
       ###
       # Add a clock domain to M1
        self.clock domains.cd pix = ClockDomain()
       # Connect pic clk to cd pix clock signal
        self.comb += self.cd pix.clk.eq(self.pix clk)
       # Add a synchronous assignment in cd pix clock domain
        self.sync.pix += [
                                       Assignment to cd_sys is implicit
            self.a.eq(self.b),
       # Add a synchronous assignment in cd sys clock domain (implicit)
        self.sync +=
            self.leds.eq(self.btn & self.write),
```

### **Migen – Attributes of Modules: clock\_domains**



### **Step11 – ClockDomainsRenamer**

- Change the clock domain of a module
- Used while adding a submodule
- Can change several clock domains at the same time

self.submodules += ClockDomainsRenamer("new")(MyModule())

read\_fifo = ClockDomainsRenamer({"write": "usb", "read": "sys"})(read\_fifo)

### **Step11 – ClockDomainsRenamer - Example**

```
class FreqMeter(Module, AutoCSR):
   def init (self, period, width=6, clk=None):
       self.clk = Signal() if clk is None else clk
        self.value = CSRStatus(32)
       # # #
       self.clock domains.cd fmeter = ClockDomain(reset less=True)
        self.comb += self.cd fmeter.clk.eq(self.clk)
       # Period generation
       period done = Signal()
       period counter = Signal(32)
        self.comb += period done.eq(period counter == period)
        self.sync += period counter.eq(period counter + 1)
        self.sync += If(period done, period counter.eq(0))
       # Frequency measurement
       event counter = ClockDomainsRenamer("fmeter")(GrayCounter(width))
       gray_decoder = GrayDecoder(width)
        sampler = _Sampler(width)
        self.submodules += event counter, gray decoder, sampler
```

## **Step11 – ClockDomainsRenamer**

```
class Descrambler(Module, AutoCSR):
    def __init__(self, clock_domain):
        self.testmode = CSRStorage()
        ...
        _testmode = Signal()
        self.specials += MultiReg(self.testmode.storage, _testmode, clock_domain)
        ...
        sync = getattr(self.sync, clock_domain)
        sync += [
            self.source.type.eq(self.sink.type),
        ...
```

#### Usage:

```
self.submodules.descrambler = Descrambler("gtp0_rx")
```

#### And:

```
sync = getattr(self.sync, clock_domain)
```

#### Is equivalent to:

```
self.sync.gtp0_rx += [
```

### **Step11 – ClockDomainsRenamer**

```
class Descrambler(Module, AutoCSR):
    def __init__(self, clock_domain):
        self.testmode = CSRStorage()
        ...
        _testmode = Signal()
        self.specials += MultiReg(self.testmode.storage, _testmode, clock_domain)
        ...
        sync = getattr(self.sync, clock_domain)
        sync += [
             self.source.type.eq(self.sink.type),
        ...
```

# CSR are always in cd\_sys

# Step11 – PLL

- Phase Locked Loop
- One clock input, several clock output
- Clock multiplication, phase shift



# Step11 – PLL

- $\blacktriangleright$  PLL code is in litex  $\rightarrow$  soc  $\rightarrow$  cores  $\rightarrow$  clock
- Constructor can be slightly different between platforms

```
self.submodules.pll = pll = ECP5PLL()
```

```
self.comb += pll.reset.eq(~rst_n | self.rst)
```

pll.register\_clkin(clk, 10e6)

```
pll.create_clkout(self.cd_sys, 120e6)
```

You still need to get an idea what your PLL is capable of

### Step11 – Workshop

Add a PLL and clock the design as shown here after



Change the color of the LEDs using the BIOS (there is no uart\_bone anymore)

### **Step11 – Observations**

- Reset signal of clock domains is automatically handled
- CSR are in sys clock domain

# **Step12 – Use the wishbone bus**

What you'll learn:

- How Wishbone works
- Add and use a wishbone slave
- Add and use a wishbone master

# **Step12 – Wishbone description**

- Open source hardware bus definition
- 8 64 bits data bus
- Supports single transfers and bursts
- Two version are used: B3 and B4
- B4 introduces pipelined transfers
- LiteX uses the Wishbone B3



https://cdn.opencores.org/downloads/wbspec\_b3.pdf

# **Step12 – Wishbone simple read**





# ERR can finish a cycle (like ACK)

# **Step12 – Wishbone simple write**





# **Step12 – Wishbone wait states**



### **Step12 – Wishbone SEL**

Indicates where valid data is on the bus

Used when a granularity smaller than the bus width is needed (write a 8-bit value on a 32-bit bus)



In this example, 0x33 is written at address 0x20001001

# Depends on ENDIANNESS

# **Step12 – Wishbone burst cycles**

### Increase bandwidth (1 transfer per cycle)



Figure 4-3 WISHBONE Classic synchronous cycle terminated burst



# **Step12 – Wishbone burst cycles**

Use CTI (Cycle Type Idenfier)
Use BTE (Burst Type Extension)

Table 4-2 Cycle Type Identifiers					
CTI_O(2:0)	Description				
<b>'000'</b>	Classic cycle.				
<b>'001'</b>	Constant address burst cycle				
<b>'010'</b>	Incrementing burst cycle				
<b>'011'</b>	Reserved				
<b>'100'</b>	Reserved				
<b>'</b> 101	Reserved				
<b>'</b> 110 <b>'</b>	Reserved				
<b>'</b> 111'	End-of-Burst				

Table 4-2 Burst Type Extension for Incrementing and Decrementing bursts				
BTE_IO(1:0)	Description			
<b>'00'</b>	Linear burst			
<b>'01'</b>	4-beat wrap burst			
<b>'10'</b>	8-beat wrap burst			
<b>'</b> 11 <b>'</b>	16-beat wrap burst			

Table 4-3 Wrap Size address increments								
Starting address' LSBs	Linear	Wrap-4	Wrap-8					
000	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7					
001	1-2-3-4-5-6-7-8	1-2-3-0-5-6-7-4	1-2-3-4-5-6-7-0					
010	2-3-4-5-6-7-8-9	2-3-0-1-6-7-4-5	2-3-4-5-6-7-0-1					
011	3-4-5-6-7-8-9-A	3-0-1-2-7-4-5-6	3-4-5-6-7-0-1-2					
100	4-5-6-7-8-9-A-B	4-5-6-7-8-9-A-B	4-5-6-7-0-1-2-3					
101	5-6-7-8-9-A-B-C	5-6-7-4-9-A-B-8	5-6-7-0-1-2-3-4					
110	6-7-8-9-A-B-C-D	6-7-4-5-A-B-8-9	6-7-0-1-2-3-4-5					
111	7-8-9-А-В-С-D-Е	7-4-5-6-B-8-9-A	7-0-1-2-3-4-5-6					

# **Step12 – Wishbone burst cycles**



## **Step12 – Use Wishbone slave with LiteX**

```
# Add mymodule as a Wisbone slave in a non-cacheable region
self.bus.add slave(name="mymodule", slave=self.mymodule.bus, region=SoCRegion(
     size = 4.
     cached = False
 ))
INF0:SoC:32-bit wishbone Bus, 4.0GiB Address Space.
IO Regions: (1)
io0
                   : Origin: 0x80000000, Size: 0x80000000, Mode: RW, Cached: False Linker: False
Bus Regions: (4)
                   : Origin: 0x00000000, Size: 0x00020000, Mode: R, Cached: True Linker: False
rom
                   : Origin: 0x10000000, Size: 0x00002000, Mode: RW, Cached: True Linker: False
sram
                   : Origin: 0x80000000, Size: 0x00000004, Mode: RW, Cached: False Linker: False
ledring
                   : Origin: 0xf0000000, Size: 0x00010000, Mode: RW, Cached: False Linker: False
csr
```

# add\_slave method from SoCCore

- IO Regions are non-cacheable
- Origin can be specified

# Address to the module is adr[2:32] and is not relative to the base address

COLLSHADE - Introduction to digital design with Migen and Litex - v1.0

# **Step12 – Exercise**

- Add a wishbone interface slave to RingControl
- Use this bus to control the ring's color
- Use this bus to read a version number
- Read and write values from the BIOS

### **Step12 – Observation**





- The address is expressed in 4 bytes words
- The address is not relative to the base address of the module

### **Step12bis – Use Wishbone master with LiteX**

```
self.bus.add_master(name="mymodule", master=self.mymodule.bus)
```

INFO:SoC:32-bit wis	shbone Bus,	4.0GiB Address Space.				
IO Regions: (1)						
i00	: Origin:	0x80000000,	Size:	0×80000000,	Mode:	RW, Cached: False Linker: False
Bus Regions: (4)						
rom	: Origin:	0×000000000,	Size:	0x00020000,	Mode:	R, Cached: True Linker: False
sram	: Origin:	0×10000000,	Size:	0x00002000,	Mode:	RW, Cached: True Linker: False
main_ram	: Origin:	0×40000000,	Size:	0x10000000,	Mode:	RW, Cached: True Linker: False
csr	: Origin:	0xf0000000,	Size:	0x00010000,	Mode:	RW, Cached: False Linker: False
Bus Masters: (3)						
- cpu_bus0						
- cpu_bus1						
- ledring						
cearing						

### add\_master method from SoCCore

Address from the module is adr[2:32]

### **Step12bis – Exercise**

A DDR3 controller has been added as main\_ram mapped at address 0x40000000

- Add a wishbone master to RingControl
- Read LEDs color from the DRAM using the wishbone master interface
- Color will be written to memory from the BIOS

# Agenda

- Description of FPGAs
- Digital design basics
- Migen: introduction and workshops
- LiteX: introduction and workshops
- LiteX: advanced topics
  - Streams / workshop
  - Usage of Verilog/VHDL modules in LiteX / workshop
  - Verilator / workshop

- Streams are groups of signals (Migen's record) used to exchange data between Modules
- There is no "addresses" on this "bus"
- Transfers are from the Source to the Sink
- Stream nodes are called Endpoints





→ **valid** indicates data from source are valid



- valid indicates data from source are valid
- ready is high when sink is ready to receive





- valid indicates data from source are valid
- ready is high when sink is ready to receive
- first and last mark packets boundaries



- valid indicates data from source are valid
- ready is high when sink is ready to receive
- first and last mark packets boundaries
- payload is a Record with its own layout, it can change on every valid/ready transaction



- valid indicates data from source are valid
- ready is high when sink is ready to receive
- first and last mark packets boundaries
- payload is a Record with its own layout, it can change on every valid/ready transaction
- param is a Record with its own layout, it can evolve at each start of packet

### LiteX – Streams usage

- Streams are Endpoint() classes
- Defined from a layout
- param\_layout is optional
- valid, ready, first, last are added automatically

```
descrambler_layout = [
    ("data", 16),
    ("ctrl", 2),
    ("osets", 2),
    ("type", 4)
]
param_layout = [
    ("config", 4),
    ("version", 2)
]
class DetectOrderedSets(Module):
    def __init__(self):
        self.source = source = stream.Endpoint(descrambler_layout, param_layout)
        self.sink = sink = stream.Endpoint(["data", 16), ("ctrl", 2)])
```

### LiteX – Streams example



# LiteX – Streams example


#### LiteX – Streams example

```
filter fifo layout = [
    ("data", 16),
                            connect() is used to connect a sink to a source.
    ("ctrl", 2),
    ("osets", 2),
    ("type", 4),
    ("ts", 32),
    ("error", 1),
descrambler layout = [
    ("data", 16),
    ("ctrl", 2),
    ("osets", 2),
    ("type", 4)
1
class Filter(Module, AutoCSR):
   def init (self):
       self.source = source = stream.Endpoint(descrambler layout)
       self.sink
                         = sink = stream.Endpoint(descrambler layout)
       fifo = ResetInserter()(stream.SyncFIFO(filter fifo layout, fifo size))
       self.submodules.fifo = ClockDomainsRenamer(clock domain)(fifo)
        . . .
       self.source.connect(fifo.sink, omit={"valid", "ts", "error"}),
```

```
fsmWriter.act("NO FILTER",
    NextValue(fifo.sink.valid, 0),
```

Always use **source.connect(sink)** 

#### Connect **self.source** to **fifo.sink** but don't connect *valid*, *ts* and *error* (omit). They will be controlled in the module.

## LiteX – Streams components

- stream.SyncFIFO
- stream.AsyncFIFO
- stream.ClockDomainCrossing
- stream.Multiplexer
- stream.Demultiplexer
- stream.StrideConverter
- stream.Pipeline



### step13 – Streams workshop

What you will learn:

- Connect and control sinks / sources
- Use Ethernet UDP streamer
- Use WishboneDMAWriter

## step13 – Streams workshop



- Receive UDP payload and write it in DRAM
- Check received payload using the BIOS

#### step13 – Streams workshop

- The SoC has an etherbone and an LiteEthUDPStreamer
- An SRAM memory (sram\_udp) is present at 0x2000000
- LiteEthUDPStreamer provides a stream from UDP received frames
- WishboneDMAWriter takes a stream (address, data) and converts it to Wishbone transfers

- Write a module to prepare the stream from LiteEthUDPStreamer to WishboneDMAWriter
- See further instructions in the code

#### step13 – Obervations

# Always use xxx.from.connect(yyy.to)

## Agenda

- Description of FPGAs
- Digital design basics
- Migen: introduction and workshops
- LiteX: introduction and workshops
- LiteX: advanced topics
  - Streams / workshop
  - Usage of Verilog/VHDL modules in LiteX / workshop
  - Verilator / workshop

## LiteX – Reuse Verilog/VHDL modules

- Verilog/VHDL cores can be integrated to Migen/LiteX
- Other description languages (Spinal-HDL, nMigen) can be reused through Verilog
- Migen's Instance() is used to instantiate the core

```
din = Signal(32)
dout = Signal(32)
dinout = Signal(32)
self.specials += Instance("custom_core",
    p_DATA_WIDTH = 32,
    i_din = din,
    o_dout = dout,
    io_dinout = dinout
)
```

platform.add\_source("core.v") # Will automatically add the core as Verilog source. platform.add\_source("core.sv") # Will automatically add the core as System-Verilog source. platform.add\_source("core.vhd") # Will automatically add the core as VHDL source.

#### LiteX – Reuse Verilog/VHDL modules



#### Prefixes are used to specify the type of interface

p_ for a Parameter	(Python's str or	int or Migen's Const).
i_ for an Input port	(Python's int or	Migen's Signal, Cat, Slice).
o_ for an Output port	(Python's int or	Migen's Signal, Cat, Slice).
io_ for a Bi-Directional port	(Migen's Signal,	Cat, Slice).

## LiteX – Reuse Verilog/VHDL modules

# LiteX automatically determines the language based on the file extension

platform.add\_source("core.v") # Will automatically add the core as Verilog source. platform.add\_source("core.sv") # Will automatically add the core as System-Verilog source. platform.add\_source("core.vhd") # Will automatically add the core as VHDL source.

## It is possible to pass multiple sources at once

```
platform.add_sources(path="./",
    "core0.v",
    "core1.vhd",
    "core2.sv"
)
```

# step14 – Reuse Verilog/VHDL modules

What you will learn:

- Use an external verilog core
- Use litex\_read\_verilog

# step14 - Reuse Verilog/VHDL modules



Create StreamAddOne module from stream\_adder.v and add it to the system

Check received payload using the BIOS

#### step14 – Reuse Verilog/VHDL modules

Use litex\_read\_verilog to generate a Migen class from the verilog file

Create a StreamAddOne module with a sink and a source stream port and connect your stream\_adder inside this module

Insert StreamAddOne between the udp\_streamer and S2DMA

## Agenda

- Description of FPGAs
- Digital design basics
- Migen: introduction and workshops
- LiteX: introduction and workshops
- LiteX: advanced topics
  - Streams / workshop
  - Usage of Verilog/VHDL modules in LiteX / workshop
  - Verilator / workshop

## LiteX – What is Verilator ?

- Verilog / SystemVerilog simulator
- Accept only synthesizable structures
- Converts Verilog into multithreaded C++ or SystemC model
- Generates a .cpp and .h file, the Verilated code
- Write a test bench with an instance of the Verilated model
- Get an executable that runs the simulation
- Very fast



## LiteX – Verilator infrastructure

- LiteX provides a Verilator simulation framework
- Verilator models for DRAM, SPI Flash, SD-Card
- Verilator models for Ethernet and serial (interactive)
- Modular conception. Modules can easily be added
- litex\_sim is a ready to use simulated SoC (with all available simulated peripherals)

## LiteX – Simulation model

System simulation needs model for external interfaces Two ways:

Write a synthesizable model



with the simulation

The simulated peripheral is written in Migen like any other Module.

Only build time configuration

No user interaction

# LiteX – Simulation model

- System simulation needs model for external interfaces Two ways:
  The simulated peripheral is writed
- Write a synthesizable model
- Write a C++ model

The simulated peripheral is written in C++ and it will not be part of the Verilated code

Can use host's resources

Signals must be present on the top level of your SoC



Runtime interaction with the simulation is possible. The model can use host's resources

## LiteX – Writing a model, synthesizable

- Writing a model with Migen code is not specific to simulation
- The model is synthesizable but resources are not important
- In general, fully equivalent to the real interface
- See LiteSPIPHYModel in litespi/litespi/phy/model.py

```
self.submodules.spiflash_phy = LiteSPIPHYModel(spiflash_module, ...
self.add_spi_flash(phy=self.spiflash_phy, ...
```

```
def add_spi_flash(self, name="spiflash", ..., phy=None...
    spiflash_phy = phy
    if spiflash_phy is None:
        spiflash_phy = LiteSPIPHY(spiflash_pads, ...
        setattr(self.submodules, name + "_phy", spiflash_phy)
```

## LiteX – Writing a C++ model

## Simulation can be at pins level or interface level



Non simulated configuration

## LiteX – Writing a C++ model

Simulation can be at pins level or interface level



# LiteX – Writing a C++ model

Simulation can be at pins level or interface level



New modules must be declared during build:

```
builder.build(
    extra_mods = ["ledring"],
    extra_mods_path = os.path.abspath(os.getcwd()) + "/modules",
    sim_config=sim_config
)
```

Must provides and register a struct ext\_module\_s

```
struct ext_module_s {
    char *name;
    int (*start)(void *);
    int (*new_sess)(void **, char *);
    int (*add_pads)(void *, struct pad_list_s *);
    int (*close)(void*);
    int (*tick)(void*, uint64_t);
};
```

Name of this module.

Must provides and register a struct ext\_module\_s

```
struct ext_module_s {
    char *name;
    int (*start)(void *);
    int (*new_sess)(void **, char *);
    int (*add_pads)(void *, struct pad_list_s *);
    int (*close)(void*);
    int (*tick)(void*, uint64_t);
};
```

Called once during startup

Must provides and register a struct ext\_module\_s

```
struct ext_module_s {
    char *name;
    int (*start)(void *);
    int (*new_sess)(void **, char *);
    int (*add_pads)(void *, struct pad_list_s *);
    int (*close)(void *);
    int (*tick)(void*, uint64_t);
};
```

Must provides a user's defined session information.

This will be available in other callbacks.

Must provides and register a struct ext\_module\_s

```
struct ext_module_s {
    char *name;
    int (*start)(void *);
    int (*new_sess)(void **, char *);
    int (*add_pads)(void *, struct pad_list_s *);
    int (*close)(void*);
    int (*tick)(void*, uint64_t);
};
```

This is where you get and save pointers to your pads

Must provides and register a struct ext\_module\_s

```
struct ext_module_s {
    char *name;
    int (*start)(void *);
    int (*new_sess)(void **, char *);
    int (*add_pads)(void *, struct pad_list_s *);
    int (*close)(void*);
    int (*tick)(void*, uint64_t);
};
```

Called once during the end of simulation

Must provides and register a struct ext\_module\_s

```
struct ext_module_s {
    char *name;
    int (*start)(void *);
    int (*new_sess)(void **, char *);
    int (*add_pads)(void *, struct pad_list_s *);
    int (*close)(void*);
    int (*tick)(void*, uint64_t);
};
```

Called every clock cycle

- serial2console is a terminal emulator
- Gets input/output from UART to your console
- litex/build/sim/core/modules/serial2console/serial2console.c







```
io = [
   . . .
   ("serial", 0,
       Subsignal("source valid", Pins(1)),
       Subsignal("source ready", Pins(1)),
       Subsignal("source data", Pins(8)),
       Subsignal("sink valid",
                               Pins(1)).
       Subsignal("sink ready",
                               Pins(1)),
       Subsignal("sink data",
                               Pins(8)),
   ),
   . . .
 static struct ext module s ext mod = {
   "serial2console",
   serial2console start,
                                                     Get pads from Verilated code
   serial2console new,
   serial2console add pads,
  NULL,
   serial2console tick
};
 int litex sim ext module init(int (*register module) (struct ext module s *))
 {
   int ret = RC OK:
   ret = register module(&ext mod);
   return ret;
 }
```

```
sim_config = SimConfig()
sim_config.add_module("serial2console", "serial")
```



```
io = [
   . . .
   ("serial", 0,
       Subsignal("source valid", Pins(1)),
       Subsignal("source ready", Pins(1)),
       Subsignal("source data", Pins(8)),
       Subsignal("sink valid",
                               Pins(1)).
       Subsignal("sink ready",
                               Pins(1)),
       Subsignal("sink data",
                               Pins(8)),
   ),
   . . .
 static struct ext module s ext mod = {
   "serial2console",
   serial2console start,
   serial2console new,
                                                      Execute on every simulation
   serial2console add pads,
   NULL,
                                                      cycle
   serial2console tick
                                };
 int litex sim ext module init(int (*register module) (struct ext module s *))
 {
   int ret = RC OK:
   ret = register module(&ext mod);
   return ret;
 }
```

```
sim_config = SimConfig()
sim_config.add_module("serial2console", "serial")
```

```
static int serial2console tick(void *sess, uint64 t time ps) {
  static clk edge state t edge;
  struct session s *s = (struct session s*)sess;
  if(!clk pos edge(&edge, *s->sys clk)) {
    return RC OK;
  }
  *s->tx ready = 1;
                                                     Check if we are in a clock's
  if(*s->tx valid) {
    printf("%c", *s->tx);
                                                     rising edge
   fflush(stdout);
  }
  *s->rx valid = 0;
  if(s->datalen) {
    *s->rx = s->databuf[s->data start];
    s->data start = (s->data start + 1) % 2048;
    s->datalen--;
    *s->rx valid = 1;
  return RC OK;
```


#### LiteX – Writing a C++ model, example

```
static int serial2console tick(void *sess, uint64 t time ps) {
  static clk edge state t edge;
  struct session s *s = (struct session s*)sess;
  if(!clk pos edge(&edge, *s->sys clk)) {
    return RC OK;
  }
  *s->tx ready = 1;
  if(*s->tx valid) {
    printf("%c", *s->tx);
                                  By default, no character is sent
    fflush(stdout);
  }
  *s->rx valid = 0:
  if(s->datalen) {
    *s->rx = s->databuf[s->data start];
    s->data start = (s->data start + 1) % 2048;
    s->datalen--;
    *s->rx valid = 1;
  return RC OK;
                                      Send any available character
```



```
from litex.build.sim import SimPlatform
from litex.build.sim.config import SimConfig
. . .
io = [
    ("sys clk", 0, Pins(1)),
    . . .
                                                                  Use your SoC as usual
class Platform(SimPlatform):
    def init (self):
       SimPlatform. init (self, "SIM", io)
class BenchSoC(SoCCore):
        SoCMini. init (self, platform, clk freq=sys clk freq,
           identident = "LiteEth bench Simulation",
           ident version = True
        self.submodules.crg = CRG(platform.request("sys clk"))
def main():
    sim config = SimConfig()
    sim config.add clocker("sys clk", freq hz=1e6)
           = BenchSoC()
    SOC
    builder = Builder(soc, csr csv="csr.csv")
    builder.build(sim config=sim config)
```

```
from litex.build.sim import SimPlatform
from litex.build.sim.config import SimConfig
. . .
io = [
   ("sys clk", 0, Pins(1)),
    . . .
class Platform(SimPlatform):
   def init (self):
       SimPlatform. init (self, "SIM", io)
class BenchSoC(SoCCore):
       SoCMini. init (self, platform, clk_freq=sys_clk_freq,
                                                                Add a clocker module to
           identidentidentident
           ident version = True
                                                                generate the clock from the
                                                                C++ test bench.
       self.submodules.crg = CRG(platform.request("sys clk"))
                                                                self.add module("clocker",...
def main():
    sim config = SimConfig()
    sim config.add clocker("sys clk", freq hz=1e6)
           = BenchSoC()
    SOC
   builder = Builder(soc, csr csv="csr.csv")
    builder.build(sim config=sim config)
```

```
from litex.build.sim import SimPlatform
from litex.build.sim.config import SimConfig
. . .
io = [
   ("sys clk", 0, Pins(1)),
    . . .
class Platform(SimPlatform):
   def init (self):
       SimPlatform. init (self, "SIM", io)
class BenchSoC(SoCCore):
       SoCMini. init (self, platform, clk freq=sys clk freq,
           identidentidentident
           ident version = True
                                                                Run the simulation with
                                                                given parameters
       self.submodules.crg = CRG(platform.request("sys clk"))
def main():
    sim config = SimConfig()
   sim config.add clocker("sys clk", freq hz=1e6)
           = BenchSoC()
    SOC
    builder = Builder(soc, csr csv="csr.csv")
    builder.build(sim config=sim config)
```

#### step15 – Verilator simulation

What you will learn:

- Build a Verilator simulation of the Ring Controller
- Use litex\_server and every tools on the simulated system